This layout represents the proposed UWBLNA circuit for fabrication in TSMC'S 0.18 – μM CMOS process. 2014<b>Ink on Handmade Yucatan Paper<br />
12 3/4" x 17 1/8"</b>