This graph shows estimated failure rates from single event upsets at the transistor, integrated circuit and device level for the last three semiconductor architectures. Credit Bharat Bhuva, Vanderbilt University